

Fig 1

Transmit 201

Receive 202




Fig 2

Physical Layer

230




Fig 3






Fig 4


payload 511



570



520



F.35




Fig 7





Fig 8



sync + packet type

Fig 9A




FIG. 10

Fig 9B

FIG. 9C is a block diagram of a data communication system.




Fig. 9C




Fig 10




Fig 11




Fig 12




Fig 13




Fig 14




Fig 15

16 30 16 32 16 33 16 34

Switch Network






Fig 16



Preserving Packet Order w/ Transaction



No Packet or Transaction Ordering

Fig 17




Fig 18





Fig 19A


1901A

host 1901



Fi 8 19B

~~SECRET~~



19C

8b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20

10001001001001001001001001001001




Fig 21A




Fig 21B




Fig 21C

FIG 21C




Fig 22




Fig 23




Fig 24




Fig 25




Fig 26




Fig 27




Fig 28




Fig 29

Multiport Memory Device 3000




Fig 30

Physical Layer 3100




Fig 31

3119